½ðÁ«Ö±²¥

½ðÁ«Ö±²¥ IO Library IP provides designers with the input/output operations, functionality and reliability required for their systems targeting mobile, automotive, high-performance computing (HPC) and GPU applications. The IP is silicon-proven and is available in multiple foundries and process technologies from 3nm to 22nm. ½ðÁ«Ö±²¥' IO portfolio includes robust general-purpose IOs (GPIOs), and specialty IOs (3DIO, LVDS, SD/eMMC, I2C, I3C, Crystal Oscillator and xSPI), helping designers achieve power, performance, and area (PPA) targets for their SoCs with low risk and fast time-to-market.

½ðÁ«Ö±²¥ IO Library IP offering includes support for multiple IO bus protocols. ½ðÁ«Ö±²¥ IO enables the industry¡¯s most comprehensive supply voltage range and has robust ESD for improved manufacturability (configurable CDM specs). ½ðÁ«Ö±²¥ IO operates at very high operating frequencies with the broadest set of features, supporting flexible system design. These features include independent power sequencing, fail-safe/fail-tolerance features, programmable current drive with enhanced granularity, slew control, retention, and bus-keeper support.  

½ðÁ«Ö±²¥ IO Libraries are self-sufficient and include all the required functional cells ¨C GPIO, supply cells, core clamps, power management cells, and supporting cells (supply, corner spacers, diode breakers, oscillators, terminators). The multi-row ring implementations & unified IO framing help in overall area optimizations. ½ðÁ«Ö±²¥ IO supports multiple metal stack options and end-user customizations on request.